|
If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
Datasheet File OCR Text: |
Philips Semiconductors Product specification TrenchMOSTM transistor Logic level FET FEATURES * 'Trench' technology * Very low on-state resistance * Fast switching * Stable off-state characteristics * High thermal cycling performance * Low thermal resistance PHP24N03LT, PHB24N03LT SYMBOL d QUICK REFERENCE DATA VDSS = 30 V ID = 24 A g s RDS(ON) 56 m (VGS = 5 V) RDS(ON) 50 m (VGS = 10 V) GENERAL DESCRIPTION N-channel enhancement mode logic level field-effect power transistor in a plastic envelope using 'trench' technology. The device has very low on-state resistance. It is intended for use in dc to dc converters and general purpose switching applications. The PHP24N03LT is supplied in the SOT78 (TO220AB) conventional leaded package. The PHB24N03LT is supplied in the SOT404 surface mounting package. PINNING PIN 1 2 3 tab gate drain1 source drain DESCRIPTION SOT78 (TO220AB) tab SOT404 tab 2 1 23 1 3 LIMITING VALUES Limiting values in accordance with the Absolute Maximum System (IEC 134) SYMBOL PARAMETER VDSS VDGR VGS ID IDM PD Tj, Tstg Drain-source voltage Drain-gate voltage Gate-source voltage Continuous drain current Pulsed drain current Total power dissipation Operating junction and storage temperature CONDITIONS Tj = 25 C to 175C Tj = 25 C to 175C; RGS = 20 k Tmb = 25 C; VGS = 5 V Tmb = 100 C; VGS = 5 V Tmb = 25 C Tmb = 25 C MIN. - 55 MAX. 30 30 13 24 20 96 60 175 UNIT V V V A A A W C 1 It is not possible to make connection to pin 2 of the SOT404 package. January 1998 1 Rev 1.300 Philips Semiconductors Product specification TrenchMOSTM transistor Logic level FET ESD LIMITING VALUE SYMBOL PARAMETER VC Electrostatic discharge capacitor voltage, all pins CONDITIONS PHP24N03LT, PHB24N03LT MIN. - MAX. 2 UNIT kV Human body model (100 pF, 1.5 k) THERMAL RESISTANCES SYMBOL PARAMETER Rth j-mb Rth j-a Thermal resistance junction to mounting base Thermal resistance junction to ambient CONDITIONS MIN. SOT78 package, in free air SOT404 package, pcb mounted, minimum footprint TYP. MAX. UNIT 60 50 2.5 K/W K/W K/W ELECTRICAL CHARACTERISTICS Tj= 25C unless otherwise specified SYMBOL PARAMETER V(BR)DSS V(BR)GSS VGS(TO) RDS(ON) gfs IGSS IDSS Qg(tot) Qgs Qgd td on tr td off tf Ld Ld Ls Ciss Coss Crss Drain-source breakdown voltage Gate-source breakdown voltage Gate threshold voltage Drain-source on-state resistance CONDITIONS VGS = 0 V; ID = 0.25 mA; Tj = -55C IG = 1 mA VDS = VGS; ID = 1 mA Tj = 175C Tj = -55C VGS = 5 V; ID = 25 A VGS = 10 V; ID = 25 A VGS = 5 V; ID = 12 A; Tj = 175C Forward transconductance VDS = 25 V; ID = 12 A Gate-source leakage current VGS = 5 V; VDS = 0 V; Tj = 175C Zero gate voltage drain VDS = 30 V; VGS = 0 V; current Tj = 175C Total gate charge Gate-source charge Gate-drain (Miller) charge Turn-on delay time Turn-on rise time Turn-off delay time Turn-off fall time Internal drain inductance Internal drain inductance Internal source inductance Input capacitance Output capacitance Feedback capacitance ID = 10 A; VDD = 30 V; VGS = 5 V MIN. 30 27 10 1 0.5 3 TYP. MAX. UNIT 1.5 50 45 5 0.02 0.05 9 2.3 5.4 12 50 30 36 3.5 4.5 7.5 460 144 78 2 2.3 56 50 104 1 10 10 500 V V V V V V m m m S A A A A nC nC nC ns ns ns ns nH nH nH pF pF pF VDD = 30 V; ID = 25 A; VGS = 5 V; RG = 10 Resistive load Measured tab to centre of die Measured from drain lead to centre of die (SOT78 package only) Measured from source lead to source bond pad VGS = 0 V; VDS = 25 V; f = 1 MHz January 1998 2 Rev 1.300 Philips Semiconductors Product specification TrenchMOSTM transistor Logic level FET PHP24N03LT, PHB24N03LT REVERSE DIODE LIMITING VALUES AND CHARACTERISTICS Tj = 25C unless otherwise specified SYMBOL PARAMETER IS ISM VSD trr Qrr Continuous source current (body diode) Pulsed source current (body diode) Diode forward voltage Reverse recovery time Reverse recovery charge CONDITIONS MIN. IF = 25 A; VGS = 0 V IF = 12 A; -dIF/dt = 100 A/s; VGS = -10 V; VR = 25 V TYP. MAX. UNIT 1.05 50 0.1 24 96 1.5 A A V ns C AVALANCHE LIMITING VALUE SYMBOL PARAMETER WDSS CONDITIONS MIN. MAX. 15 UNIT mJ Drain-source non-repetitive ID = 12 A; VDD 15 V; unclamped inductive turn-off VGS = 5 V; RGS = 50 ; Tmb = 25 C energy 120 110 100 90 80 70 60 50 40 30 20 10 0 PD% Normalised Power Derating 120 110 100 90 80 70 60 50 40 30 20 10 0 ID% Normalised Current Derating 0 20 40 60 80 100 Tmb / C 120 140 160 180 0 20 40 60 80 100 Tmb / C 120 140 160 180 Fig.1. Normalised power dissipation. PD% = 100PD/PD 25 C = f(Tmb) Fig.2. Normalised continuous drain current. ID% = 100ID/ID 25 C = f(Tmb); conditions: VGS 5 V January 1998 3 Rev 1.300 Philips Semiconductors Product specification TrenchMOSTM transistor Logic level FET PHP24N03LT, PHB24N03LT 100 ID, Drain current (Amps) V )= DS /ID PHP24N03T 0.12 0.1 0.08 RDS(on), Drain-Source on resistance (Ohms) PHP24N03LT 3V VGS = 2.5 V R ( DS ON 10 us 100 us 10 DC 1 ms 10 ms Tmb = 25 C 1 0 0.06 0.04 0.02 Tj = 25 C 3.5 V 5V 15 V 1 10 VDS, Drain-source voltage (Volts) 100 0 5 10 15 ID, Drain current (Amps) 20 Fig.3. Safe operating area. Tmb = 25 C ID & IDM = f(VDS); IDM single pulse; parameter tp Transient thermal impedance, Zth j-mb (K/W) PHP24N03T Fig.6. Typical on-state resistance, Tj = 25 C. RDS(ON) = f(ID); parameter VGS 10 20 Drain current, ID (A) VDS = 25 V PHP24N03LT D= 1 0.5 0.2 0.1 0.05 0.1 0.02 P D tp D= tp T t 15 10 0 T 5 175 C Tj = 25 C 0.01 1us 10us 100us 1ms 10ms pulse width, tp (s) 0.1s 1s 10s 0 0 1 2 3 Gate-source voltage, VGS (V) 4 5 Fig.4. Transient thermal impedance. Zth j-mb = f(t); parameter D = tp/T ID, Drain current (Amps) 5V 15 V PHP24N03LT 3.5 V Fig.7. Typical transfer characteristics. ID = f(VGS); parameter Tj PHP24N03LT 20 15 Transconductance, gfs (S) VDS = 25 V Tj = 25 C 15 10 10 3V 175 C 5 5 VGS = 2.5 V Tj = 25 C 0 0 5 10 15 20 25 VDS, Drain-Source voltage (Volts) 30 0 0 5 10 Drain current, ID (A) 15 20 Fig.5. Typical output characteristics, Tj = 25 C. ID = f(VDS); parameter VGS Fig.8. Typical transconductance, Tj = 25 C. gfs = f(ID) January 1998 4 Rev 1.300 Philips Semiconductors Product specification TrenchMOSTM transistor Logic level FET PHP24N03LT, PHB24N03LT a 2 30V TrenchMOS 1000 Capacitances Ciss, Coss, Crss (pF) Ciss PHP24N03LT 1.5 1 100 Coss Crss 0.5 Tj = 25 C 0 -100 -50 0 50 Tj / C 100 150 200 10 1 10 100 Drain-source voltage, VDS (V) 1000 Fig.9. Normalised drain-source on-state resistance. a = RDS(ON)/RDS(ON)25 C = f(Tj); ID = 12 A; VGS = 5 V VGS(TO) / V max. 2 typ. 1.5 min. 1 BUK959-60 Fig.12. Typical capacitances, Ciss, Coss, Crss. C = f(VDS); conditions: VGS = 0 V; f = 1 MHz VGS, Gate-Source voltage (Volts) VDD = 30 V ID = 10 A Tj = 25 C 10 2.5 15 PHP24N03LT 5 0.5 0 0 -100 -50 0 50 Tj / C 100 150 200 0 5 10 15 Qg, Gate charge (nC) 20 25 Fig.10. Gate threshold voltage. VGS(TO) = f(Tj); conditions: ID = 1 mA; VDS = VGS Sub-Threshold Conduction Fig.13. Typical turn-on gate-charge characteristics. VGS = f(QG); parameter VDS PHP24N03LT 1E-01 20 Source-Drain diode current, IF(A) VGS = 0 V 1E-02 2% typ 98% 15 1E-03 10 1E-04 5 175 C Tj = 25 C 1E-05 0 0 0.2 0.4 0.6 0.8 1 Source-Drain voltage, VSDS (V) 1.2 1.4 1E-05 0 0.5 1 1.5 2 2.5 3 Fig.11. Sub-threshold drain current. ID = f(VGS); conditions: Tj = 25 C; VDS = VGS Fig.14. Typical reverse diode current. IF = f(VSDS); parameter Tj January 1998 5 Rev 1.300 Philips Semiconductors Product specification TrenchMOSTM transistor Logic level FET PHP24N03LT, PHB24N03LT 120 110 100 90 80 70 60 50 40 30 20 10 0 WDSS% + L VDS VGS 0 RGS T.U.T. R 01 shunt VDD -ID/100 20 40 60 80 100 120 Tmb / C 140 160 180 Fig.15. Normalised avalanche energy rating. WDSS% = f(Tmb) Fig.16. Avalanche energy test circuit. 2 WDSS = 0.5 LID BVDSS /(BVDSS - VDD ) January 1998 6 Rev 1.300 |
Price & Availability of PHB24N03LT |
|
|
All Rights Reserved © IC-ON-LINE 2003 - 2022 |
[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy] |
Mirror Sites : [www.datasheet.hk]
[www.maxim4u.com] [www.ic-on-line.cn]
[www.ic-on-line.com] [www.ic-on-line.net]
[www.alldatasheet.com.cn]
[www.gdcy.com]
[www.gdcy.net] |